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Abstract 
This research relates to ECL to TTL converters for converting True ECL level signal to True 
TTL level signals and more particularly to converters which can operate at very fast 
switching speeds. It is an important achievement of this research work that resolves mixed 
voltage incompatibility between different parts of a system that operates in multiple voltage 
domains. They are common in today’s complex systems, especially when interfacing with 
legacy devices with performance-optimized application specific level shifters for standard 
interfaces (e.g. SD card, SIM card). Another very important feature of the circuit is that the 
ECL reference voltage will automatically adjust by an appropriate percentage to compensate 
any shift slightly due to temperature change by utilizing the concept of voltage divider rule. 
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INTRODUCTION 
Level translator is an efficient solution for 
voltage matching. Circuit designers are 
faced with challenge of developing system 
with increasing functionality and 
complexity while under demanding power 
and time-to-market constraints. Such 
system often requires level translation 
devices to allow interfacing between 
integrated circuit devices built from 
different process technologies. It helps to 
find exact solution you need.  
 
Translator phenomenon  
Translator Phenomenon are common in 
today‟s complex systems, especially when 
interfacing with legacy devices. It offers 
the broadcast portfolio of standard, general 
purpose level shifters spanning a wide 
range of voltages, frequencies, bit widths 
and IO types (open drain or push-pull 
along with performance-optimized 
application specific level shifters for 
standard interfaces (e.g. SD card, SIM 
card). 
 
Research Objectives 
1. To provide „Unsaturated ECL to 
Saturated TTL level translator‟ with 
improved switching speed.   
2. To provide automatically adjusts ECL 
reference voltage level translator 
circuit with improved VTC for 
modified TTL gate.  
 
Significance of study  
The unsaturated to saturated logic level 
translator is a group of combined circuit 
comprising of ECL gate, Temperature 
compensated ECL circuit and modified 
TTL gate. 
The significance of study relates to 
unsaturated ECL to saturated TTL voltage 
level translator to increase switching speed 
by reduce propagation delay, increase fan-
out, improved noise margin, low power 
consumption and automatic adjust in ECL 
reference voltage according to temperature 
change with improved VTC. 
Today for very large scale integration of 
digital circuit, the level translator circuit 
becomes very important and useful 
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especially when interfacing with legacy 
devices e.g. SD card, SIM card, Auto 
Codec, CF card, Gunning translation, IC-
USB, SD/MMC card, UART etc. 
 
RESEARCH METHODOLOGY 
The purpose of research methodology is to 
provide a sound platform for the 
researcher to achieve the objectives of the 
study. 
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Basic TTL gate 
 
 
Modified TTL gate 
 
 
The TTL gate speed is further enhanced by 
proving modification on existing standard 
TTL gate, wherein fast charging is get 
accomplished through low output 
impedance emitter flower circuit i.e. 
transistor T2 followed by T6 and fast 
discharging is get accomplished via pull-
down circuit transistor T5 followed by two 
resistors. This results in significant amount 
of reduction in propagation delay time 
there by increasing the switching speed of 
the circuit as very fast. 
 
Comparison parameters (Gate behavior 
features of domains) 
For comparative analysis, attributes of 
domain should be defined prior, which are 
the base of comparison. 
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 Speed comparison of previous and 
modified TTL gate. 
 VTC comparison of previous and 
modified TTL gate. 
 Fan-out comparison of previous and 
modified TTL gate. 
 Noise-margin comparison of previous 
and modified TTL gate.  
 
 
Study area 
Transistor modeling 
Computer Analysis  
The appearance of a current controlled 
current source (CCCS) in the equivalent 
models of a transistor requires that the P-
spice format for such a source be 
introduced. The format is introduced. The 
format is initialized by the letter F as 
shown below. 
 
 
 
 
Fig: 1 Common emitter amplifier 
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P-spice analysis for CE network  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig: 2 P-spice analysis of the CE network 
 
 
 
 
 
 
 
 
 
Common-emitter amplifier 
**** CIRCUIT DESCRIPTION 
********************************************************************************************************************* 
VI  1  0  AC  2MV 
VSENSE  1  2  0 
RBRE  2  0  1.6K 
FBETA  3  0  VSENSE  120 
RO  3  0  40K 
RC  3  0  4.7K 
. AC  LIN  1  1K  1K 
. PRINT  AC  VM(3,0)  VP(3,0) 
. OPTIONS  NOPAGE 
. END 
**** SMALL  SIGNAL   BIAS  SOLUTION         TEMPERATURE  =  27.000  DEG  C 
NODE VLTAGE NODE VOLTAGE  NODE VOLTAGE NODE VOLTAGE 
( 1) 0.0000          (  2)0.0000  ( 3)  0.0000 
VOLTAGE  SOURCE  CURRENTS 
NAME  CURRENT 
VI  0.000E+00 
VSENSE  0.000E+00 
TOTAL  POWER  DISSIPATION 0.00E+00 WATTS 
**** AC  ANALYSIS     TEMPERATURE  =   27.000  DEG  C 
FREQ  VM(3,0)  VP(3,0) 
  1.000E+03   6.309E-01   1.800E+02 
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Transfer function computation of ‘Darlington Emitter Flower Circuit’  
 
Fig: 3 Darlington circuit parameters with specified values 
 
To compute input impedance 
 
Fig: 4 Hybrid circuit model for computing the input impedance of Darlington emitter flower 
Circuit. 
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To compute output impedance 
 
Fig: 5 Hybrid circuit model for computing output impedance of Darlington Emitter flower 
circuits. 
 
To compute transfer function T(s) 
The transfer function T(s), of a linear 
system with input impedance Zi and 
output impedance Zo is given by the 
expression  
T(s) = [Zo/Zi]    
     
        
=[{(RE)||(ri)||(ri/βD)}/{(RB)||(ri+βDRE)}] 
        =[(ri/βD)/{RB||(ri+βDRE)}]       
=[(5KΩ/8000)/{(3.3MΩ)||(5KΩ+(8000)(3
90Ω)}] 
        =[(0.625Ω)/(1.6MΩ)] 
T(s)        =0.39063*10
-6
  
     
RESULTS AND DISCUSSION 
This chapter deals with analysis of results 
obtained via different experiments. All the 
experiments are carried over various types 
of data sets related to selected scenarios.
 
Implementation details of standard TTL gate 
 
Fig: 6 Workbench Simulation of Standard TTL Gate 
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From above experiment parameter 
computed are as accordingly 
VOH = 741.6mV, VOL = 8.4307mV, IOH = 
10 mA,      IOL = 4.8981mA.   
VIH   = 5V,             VIL   = 0.2V,            IIH  
= 0.01µA,     IIL   = 0.05409µA. 
ZOH  = 74.16MΩ. 
Transition time from low to high (tpLH) = 
13 ns.  
Transition time from high to low (tpHL) = 
8ns. 
1. Noise-margin computation 
2. High level noise margin = |VOH – VIH| 
= |741.6mV – 5V| = 4.2584V.  
3. Low level noise margin = |VIL – VOL|  
=|0.2 V – 8.430mV|= 0.1915V. 
4. Propagation delay 
5. tp = [{tpLH + tpHL}/2] = [{13+8}/2] = 
10.5ns.  
6. Fan-out(N) 
N = [IOH/IIH] = [10mA/0.01µA] = 
1000*practically obtained [*Very high]. 
*Note:  This value of fan-out is very high 
when computed from the actual data 
obtained from the experiment; but 
normally instead of “fan-out definition 
formula” N = [IOH/IIH], the analytically 
obtained formula (through analysis of TTL 
gate) NH = [IL/IIH] is used to compute fan-
out value. 
 NH = [IL / IIH]  
IL = [{VBE4(sat) – VCE4(sat)} / RC] = [{0.8 – 
0.2} / 130Ω] = 4.6153mA.  
IIH = 0.06753mA.   
 NH = [4.6153/0.0675] = 68.37 = 68 
(approximately).  
VTC of TTL gate 
 
 
 
Fig: 7 VTC of TTL gate 
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Implementation details of modified TTL gate 
 
Fig: 8 workbench simulation of modified TTL gate. 
 
From above experiment the parameters 
computed are as accordingly 
VOH = 750.2mV, VOL = 10.23mV, IOH = 
10mA,  IOL = 327.7µA. 
VIH   = 5V,              VIL = 0.2V,          IIH = 
0.01µA, IIL   = 0.51705µA. 
         ZOH   = 
75.02MΩ    
  
Propagation delay time from high to low = 
9 ns. 
1. Propagation delay time from low to 
high = 10 ns.    
2. Propagation delay  
i. tp = [{tpLH+tpHL}/2] = [{9+10}/2] = 
9.5ns. 
3. Noise-margin computation 
a. High level noise margin = |VOH – VIH|= 
|750.2mV – 5V| = 4.2498V. 
b. Low level noise margin = |VIL – VOL| = 
|0.2V – 10.23mV|= 0.18977V 
4. Fan-out[N] 
N = [IOH/IIH] 
= [10mA/0.01µA] = 1000*practically 
obtained [*Very high]. 
*Note:  This value of fan-out is very high 
when computed from the actual data 
obtained from the experiment; but 
normally instead of “fan-out definition 
formula” N = [IOH/IIH], the analytically 
obtained formula (through analysis of 
modified TTL gate) NH = [IL/IIH] is used to 
compute fan-out value. 
 NH = [IL / IIH], From eq.
n
 (3.9) 
 IL = [{VBE6 (sat) – VCE6 (sat)} / RC2] = [{0.8 
– 0.2} /60 Ω] = 10mA.  
 IIH = 0.1125mA.   
 NH = [10mA/0.1125mA] = 88.88 = 89 
(approximately).  
 
VTC of modified TTL
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Fig: 9 VTC of modified TTL gate 
 
Comparative analysis between TTL and Modified TTL gate  
TTL gate      Modified TTL gate   
NMH = 4.2584V     NMH = 4.2498 V  
NML = 0.1915V     NML  = 0.18977V 
tp      = 10.5ns      tp       = 9.5ns 
N        = 68      N        = 89 
 
Comparative analysis of TTL and Modified TTL gate via graph 
 
            
TTL gate      Modified TTL 
NMH = 42.58V[M.F.= 10]   NMH = 42.49V[M.F.= 10] 
NML = 19.15V[M.F.= 1/10]    NML = 18.97V[M.F.= 1/10] 
Prop.delay(tp) = 10.5ns[M.F.= 1]  Prop.delay(tp) = 9.5ns[M.F.= 1] 
Fan-out(NH)  = 68[M.F. =1]   Fan-out(NH) = 89[M.F. = 1] 
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Fig 10. Graph for Comparative analysis between TTL and Modified TTL 
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VTC graph comparative analysis between TTL and Modified TTL gate 
 
 
VTC Graph for comparative analysis between TTL and Modified TTL gate. 
 
 
CONCLUSION AND 
RECOMMENDATION 
CONCLUSION 
Fulfills both objectives mentioned on this 
research paper.  
Switching speed of Modified TTL gate is 
faster than TTL gate switching speed. 
VTC of Modified TTL gate results smooth 
operation than TTL gate [VTC] operation. 
 
Limitations of study 
Circuit ECL reference voltage becomes 
compatible only with Room temperature 
change.  
Future Enhancement  
 Enhance level translator circuit that 
becomes compatible even with higher 
variation of temperature change 
instead of room temperature change. 
       
 Enhance level translator circuit with 
concept of “active emitter follower 
discharge path” 
 Enhance a level translator circuit that 
could be mapped with Schottky TTL 
gate. 
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